ATA8743-PXQW【PDF 184/238 页】MCU W/TRANSMITTER ASK/FSK 24QFN

收藏本站

您好，
买卖IC网欢迎您。
请登录
免费注册

买卖IC网

Sheet目录52

180页 181页 182页 183页 [184页]185页 186页 187页 188页

184

9152BINDCO02/10

ATA8743

28.6 Serial Downloading

Both the Flash and EEPROM memory arrays can be programmed using the serial SPI bus while

RESET

is pulled to GND. The serial interface consists of pins SCK, MOSI (input) and MISO (out-

put). After RESET

is set low, the Programming Enable instruction needs to be executed first

before program/erase operations can be executed. NOTE, in Table 28-9 on page 184, the pin

mapping for SPI programming is listed. Not all parts use the SPI pins dedicated for the internal

SPI interface.

Figure 28-1. Serial Programming and Verify

(1)

Note:

1. If the device is clocked by the internal Oscillator, it is no need to connect a clock source to the

CLKI pin.

When programming the EEPROM, an auto-erase cycle is built into the self-timed programming

operation (in the Serial mode ONLY) and there is no need to first execute the Chip Erase

instruction. The Chip Erase operation turns the content of every memory location in both the

Program and EEPROM arrays into 0xFF.

Depending on CKSEL Fuses, a valid clock must be present. The minimum low and high periods

for the serial clock (SCK) input are defined as follows:

Low: > 2 CPU clock cycles for f

< 12 MHz, 3 CPU clock cycles for f

>= 12 MHz

High: > 2 CPU clock cycles for f

< 12 MHz, 3 CPU clock cycles for f

>= 12 MHz

Table 28-9. Pin Mapping Serial Programming

Symbol

Pins

I/O

Description

MOSI

PA6

Serial Data in

MISO

PA5

Serial Data out

SCK

PA4

Serial Clock

VCC

GND

SCK

ISO

OSI

RESET

+1.8 - 5.5V

发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购

采购需求

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

我的联系方式